Performance-Driven Chip Planning

Block-Level Delay Budgeting

Logic Synthesis and Technology Mapping

/O Placement

Performance-Driven Trial Synthesis and Floorplanning

Power Planning

Block Shaping, Sizing and Placement With Optional Net Weights Single Global Net Routes and Buffering RTL Timing Estimation