START

Load multiplicand into register M Load multiplier into register Q

Clear accumulator A (A = 0) Initialize Q₋₁ = 0

Set counter n to number of bits

Arithmetic right shift (A, Q, Q₋₁) Decrement counter (n ← n − 1)

END

Result: Combined content of A and Q